

A1359

Factory-Programmed Dual-Output Linear-Hall Effect-Sensor IC with Analog and Pulse-Width-Modulated Outputs

FEATURES AND BENEFITS

- Dual tracking outputs: analog voltage output and pulsewidth-modulated (PWM) output
- Matched analog and PWM outputs enable user to detect various output error conditions
- Factory-programmed offset, sensitivity, and polarity
- Sensitivity temperature coefficient (TC) and QVO/QD temperature coefficient programmed at Allegro[™] for improved accuracy
- High-speed chopping scheme minimizes quiescent voltage output (QVO) drift across temperature
- Temperature-stable QVO and sensitivity
- Output voltage clamps provide short-circuit diagnostic capabilities
- Wide ambient temperature range: -40°C to 150°C
- Immune to mechanical stress
- Enhanced EMC performance for stringent automotive applications

PACKAGE: 8-pin TSSOP (suffix LE) surface mount




DESCRIPTION

New applications for linear output Hall-effect sensors, such as displacement and angular position, require high accuracy in conjunction with redundant outputs. The Allegro A1359 programmable, linear, Hall effect sensor IC has been designed specifically to achieve both goals. The features associated with this linear device make it ideal for use in automotive and industrial applications requiring high accuracy, and this temperature-stable device operates across an extended temperature range: -40° C to 150°C.

The accuracy of the device is enhanced via programmability at the Allegro factory for optimization of device sensitivity, the quiescent voltage output (QVO: output with no magnetic field), and quiescent duty cycle (QD) for a given application or circuit. The A1359 also allows optimized performance across the entire operating temperature range via programming the temperature coefficients for both sensitivity and QVO/QD at Allegro end-of-line test. This ratiometric Hall-effect sensor IC provides an analog voltage, and a PWM signal with duty cycle, that are proportional to the applied magnetic field.

Each BiCMOS monolithic circuit integrates a Hall element, temperature-compensating circuitry to reduce the intrinsic sensitivity drift of the Hall element, a small-signal highgain amplifier, a clamped low-impedance output stage and a proprietary dynamic offset cancellation technique.

The A1359 is provided in an 8-contact surface-mount TSSOP (suffix LE) which is lead (Pb) free, with 100% matte-tin leadframe plating.



Functional Block Diagram

SELECTION GUIDE

Part Number	Part Number Factory-Programmed Output Polarity	
A1359LLETR-T	Forward: Output voltage increases with increasing positive (south) applied magnetic field	4000 units / reel
A1359LLETR-RP-T	Reverse: Output voltage increases with increasing negative (north) applied magnetic field	4000 units / reel
A1359LLETR-MS-T	Forward: Output voltage increases with increasing positive (south) applied magnetic field	4000 units / reel
A1359LLETR-RP-MS-T	Reverse: Output voltage increases with increasing negative (north) applied magnetic field	4000 units / reel

*Contact Allegro for additional packing options

ABSOLUTE MAXIMUM RATINGS

Pinout Diagram

8 NC

7 GND 6 NC

5 NC

PWMOUT 1 O

VCC 2

NC 3

VOUT 4

Characteristic	Symbol	Notes	Rating	Unit	
Forward Supply Voltage	V _{cc}	Refer to Power Derating section	6	V	
Reverse Supply Voltage	V _{RCC}		-0.1	V	
Forward Output Voltage	V _{OUT}	Refer to Power Derating section	7	V	
Reverse Output Voltage	V _{ROUT}		-0.1	V	
Forward PWM Output Voltage	V _{PWM}	Refer to Power Derating section	7	V	
Reverse PWM Output Voltage	V _{RPWM}		-0.1	V	
Output Source Current	I _{OUT(SOURCE)}	VOUT to GND	2	mA	
Output Sink Current	I _{OUT(SINK)}	VCC to VOUT	10	mA	
PWM Output Source Current	I _{PWM(SOURCE)}	V _{PWM} > -0.5 V, T _A = 25°C	-50	mA	
PWM Output Sink Current I _{PWM(SINK)}		Internal current limiting is intended to protect the device from momentary short circuits and not intended for continuous operation	25	mA	
Operating Ambient Temperature	T _A	Temperature range L	-40 to 150	°C	
Storage Temperature	T _{stg}		–65 to 170	°C	
Maximum Junction Temperature	T _J (max)		165	°C	

PINOUT DIAGRAM AND TERMINAL LIST TABLE

Number	Name	Function
1	PWMOUT	Open-drain PWM output
2	VCC	Input power supply; tie to GND with bypass capacitor
3	NC	No connect, tie to either GND or VCC
4	VOUT	Output signal
5	NC	No connect, tie to either GND or VCC
6	NC	No connect, tie to either GND or VCC
7	GND	Device ground
8	NC	No connect, tie to either GND or VCC


Terminal List Table



THERMAL CHARACTERISTICS: May require derating at maximum conditions; see application information

Characteristic	Symbol	Test Conditions*	Value	Unit
Package Thermal Resistance	$R_{\theta JA}$	On 4-layer PCB based on JEDEC standard	145	°C/W

*Additional thermal information available on the Allegro website



Power Dissipation versus Ambient Temperature



OPERATING CHARACTERISTICS: Valid over full operating temperature range, T_A, C_{BYPASS} = 0.1 µF, V_{CC} = 5 V,

unless otherwise noted

Characteristics	Characteristics Symbol Test Conditions		Min.	Тур.	Max.	Unit ¹
ELECTRICAL CHARACTERISTICS						
Supply Voltage	V _{CC}		4.5	5	5.5	V
·····	V _{UVLOHI}	$T_A = 25^{\circ}C$ (device powers on)	-	-	3	V
Undervoltage Threshold ²	V _{UVLOLOW}	$T_A = 25^{\circ}C$ (device powers off)	2.5	-	-	V
Supply Current	I _{CC}	V _{CC} = 5 V	_	10	13.5	mA
Supply Zener Clamp Voltage	Vz	T _A = 25°C, I _{CC} = 20 mA	6	8.3	-	V
Internal Bandwidth ³	BWi	Small signal, –3 dB	-	2	-	kHz
Chopping Frequency ^{3,4}	f _C	$T_A = 25^{\circ}C$	-	400	-	kHz
ANALOG OUTPUT CHARACTERIST	ICS					
Output Referred Noise ³	V _N	T_{A} = 25°C, C_{BYPASS} = 0.1 μF , Sens = 5 mV/G, no load on VOUT	-	6	-	mV(p-p)
Input Referred RMS Noise Density ³	V _{NRMS}	T = 25°C, C_{BYPASS} = open, no load on VOUT, f << BW _i	-	1.9	-	mG/√Hz
DC Output Resistance ³	R _{OUT}		-	< 1	-	Ω
Output Load Resistance ³	RL	VOUT to GND	4.7	_	-	kΩ
Output Load Capacitance ³	CL	VOUT to GND	_	_	10	nF
Analog Output Current Limit	I _{LIMIT(ALG)}	$R_{PULLUP} = 0 \Omega$	10	_	80	mA
Output Voltage Clamp ⁵	V _{CLPH}	$T_A = 25$ °C, B = +350 G, R _L = 10 kΩ (VOUT to GND)	4.25	4.5	4.65	V
	V _{CLPL}	$T_A = 25$ °C, B = -350 G, R _L = 10 kΩ (VOUT to VCC)	0.4	0.5	0.7	V
Response Time ³	t _{RESPONSE_} VOUT	Impulse magnetic field of 300 G	-	_	500	μs
Settling Time ³	t _{SETTLEVOUT}	T _A = 25°C, Primary Overload > 5000 G		_	750	μs
Power-On Time for Analog ³	t _{POVOUT}	$T_A = 25^{\circ}C, C_L (probe) = 10 pF, on VOUT$	_	250	-	μs
Delay to Clamp for Analog ³	t _{CLPVOUT}	T _A = 25°C, C _L = 10 nF, on VOUT	_	30	_	μs
PWM OUTPUT CHARACTERISTICS						
		I _{PWMOUT(SINK)} ≤ 20 mA, PWMOUT transistor on	_	_	0.6	V
PWMOUT Saturation Voltage	V _{SAT}	I _{PWMOUT(SINK)} ≤ 10 mA, PWMOUT transistor on	-	-	0.5	V
PWMOUT Current Limit	I _{LIMIT}	$R_{PULLUP} = 0 \Omega$	30	60	110	mA
PWMOUT Leakage Current	I _{LEAK}	VCC = GND, 0 V \leq V _{PWMOUT} \leq 5 V, PWMOUT transistor off	-	0.1	10	μA
PWMOUT Zener Clamp Voltage	V _{ZOUT}	$I_{PWMOUT(SINK)} = 10 \text{ mA}, T_A = 25^{\circ}\text{C}$	28	-	-	V
PWMOUT Rise Time ³	t _r	$T_A = 25^{\circ}C, R_{PULLUP} = 2 k\Omega, C_L = 20 pF$	-	3	-	μs
PWMOUT Fall Time ³	t _f	$T_A = 25^{\circ}C, R_{PULLUP} = 2 k\Omega, C_L = 20 pF$	_	3	-	μs
Power-On Time for PWM ³	t _{POPWM}	$T_A = 25^{\circ}C, C_L (probe) = 10 pF, on PWMOUT$	_	500	_	μs
Delay to Clamp for PWM ³	t _{CLPPWM}	$T_A = 25^{\circ}C, C_L = 10 \text{ nF, on PWMOUT}$	_	250	_	μs
Response Time ³	t _{RESPONSE_}	$T_A = 25^{\circ}C$, Impulse magnetic field of 300 G	_	_	1.5	ms
Settling Time ³	t _{SETTLEPWM}	T _A = 25°C, Primary Overload > 5000 G	_	_	2.25	ms

Continued on the next page ...



OPERATING CHARACTERISTICS (continued): Valid over full operating temperature range, T_A, C_{BYPASS} = 0.1 µF, V_{CC} = 5 V,

unless otherwise noted

Characteristics	Symbol	Test Conditions		Min.	Тур.	Max.	Unit ¹
PWM OUTPUT CHARACTERISTICS (continued)						
Load Resistance ^{3,6}	R _{PULLUP}	PWMOUT to VCC		2000	_	_	Ω
Load Capacitance ^{3,6}	CL	PWMOUT to GND		_	_	10	nF
Duty Cycle Jitter ³	Jitter _{PWM}	Measured over 1000 PV 3 sigma values, Sens =		-	±0.18	-	%D
QUIESCENT VOLTAGE OUTPUT (QV	O)					•	
Quiescent Voltage Output	V _{OUT(Q)}	T _A = 25°C		2.45	2.5	2.55	V
Quiescent Voltage Output Equivalent PWM	D _(Q)	$T_A = 25^{\circ}C, V_{CC} = 4.5 \text{ to}$	5.5 V	49	50	51	%D
PWM CARRIER FREQUENCY					``````````````````````````````````````	^ 	
Carrier Frequency	f _{PWM}	T _A = 25°C		3.6	4	4.4	kHz
SENSITIVITY							
Sensitivity Temperature Coefficient	TC _{SENS}	Programmed at T _A = 150 to Sens at 25°C	0°C, calculated relative	0.08	0.12	0.16	%/°C
Analog Sensitivity ⁷	Sen	A1359LLETR-T, A1359LLETR-MS-T	B = ±125 G, T _A = 25°C	8.73	9.0	9.27	mV/G
		A1359LLETR-RP-T, A1359LLETR-RP-MS-T	B = ±125 G, T _A = 25°C	-9.27	-9.0	-8.73	mV/G
ERROR COMPONENTS	ļ	ļ			1		
	V _{OUTERR}	1.75 V < V _{OUT} < 3.25 V		-57.4	_	+57.4	mV
PWM to Analog Output Mismatch ⁸		V _{OUT} = 1.25 V, V _{OUT} = 3.75 V		-85	_	+85	mV
Linearity Sensitivity Error ⁹	Lin _{ERR}			_	±0.5	_	%
Symmetry Sensitivity Error ⁹	Sym _{ERR}			_	±0.5	_	%
Ratiometry Quiescent Voltage Output Error ¹⁰	Rat _{VOUT(Q)}	Across supply voltage range, (relative to V _{CC} = 5 V)		-	±0.5	-	%
Ratiometry Sensitivity Error ⁹	Rat _{Sens}	Across supply voltage range, (relative to $V_{CC} = 5 V$)		_	±0.5	_	%
Ratiometry Clamp Error ¹⁰	Rat _{VOUTCLP}	T = 25°C across supply voltage range (relative		_	±0.5	_	%
Quiescent Voltage Output Drift Through Temperature Range	ΔV _{OUT(Q)}	T _A =150°C		-17	_	+17	mV
Sensitivity Drift Due to Package Hysteresis	∆Sens _{PKG}	T _A = 25°C, after temperature cycling		_	±2	_	%

 1 1 G (gauss) = 0.1 mT (millitesla).

² At power-up, the output is held low until V_{CC} exceeds V_{UVLOHI} . When the device reaches the operational power level, the output remains valid until V_{CC} drops below V_{UVLOLO} , when the output is pulled low.

³ Determined by design and characterization, not evaluated at final test.

⁴ f_c varies as much as approximately ±20% across the full operating ambient temperature range and process.

 ${}^{5}V_{CLPL}$ and V_{CLPH} scale with V_{CC} , due to ratiometry.

⁶ Load capacitance and resistance directly effects the rise time of the PWM output by $t_r = 0.35 \times 2 \times \pi \times R_L \times C_L$.

⁷ Room temperature sensitivity can drift, Δ Sens_{LIFE}, by an additional 3% (typical worst case) over the life of the product.

⁸ See Characteristic Definitions section.

⁹ Applicable to both analog and PWM channels. Tested at Allegro factory for only the analog channel, and determined by design and characterization for the PWM channel.

¹⁰ Applies only to the analog channel.



A1359

Factory-Programmed Dual-Output Linear Hall-Effect Sensor IC with Analog and Pulse-Width-Modulated Outputs

CHARACTERISTIC DEFINITIONS

Power-On Time: When the supply is ramped to its operating voltage, the device requires a finite time to power its internal components before supplying a valid PWM output duty-cycle. Power-On Time for analog output, t_{POVOUT} , is defined as the time it takes for the output voltage to settle within ±10% of its steady-state value after the power supply has reached its minimum specified operating voltage, $V_{CC(min)}$. (See Figure 1.)

Power-On Time is specified in a different way for the PWM output than the analog output. For the PWM output, the Power-On Time, t_{POPWM}, is defined as the time it takes for the duty cycle to

settle within $\pm 10\%$ of the target steady state value from the time the power supply has reached the minimum specified operating voltage, V_{CC(min)}. (See Figure 2.)

Response Time: The time interval, $t_{RESPONSEPWM}$ or $t_{RESPONSEVOUT}$, between: a) when the applied magnetic field reaches 90% of its final value, and b) when the sensor IC reaches 90% of its output corresponding to the applied magnetic field (PWM duty cycle or analog V_{OUT}). Figure 3 illustrates an example with the PWM output. Response time is conceptually the same for the analog output.




Figure 1: Definition of Analog Power-On Time, t_{POVOUT}





Figure 2: Definition of PWM Power-On Time, t_{POPWM}







Delay to Clamp: A large magnetic input step may cause the clamp to overshoot its steady-state value. The delay to clamp, $t_{CLPVOUT}$, is defined as the time it takes for the output voltage to settle within 1% of its steady-state value after initially passing through its steady-state voltage. This is conceptually the same for the PWM output duty cycle settling to the steady-state value. (See Figure 4.)

Quiescent Voltage Output: In the quiescent state (no significant magnetic field: B = 0 G), the analog output, V_{OUT} , is ratiometric to the supply voltage, V_{CC} , throughout the entire operating range of V_{CC} . The PWM output, V_{PWMOUT} , by virtue of being a % duty-cycle will remain at 50% nominal throughout the entire V_{CC} operating range (4.5 to 5.5 V).

Quiescent Output Drift through Temperature Range:

Due to internal component tolerances and thermal considerations, the Quiescent Voltage Output, $V_{OUT(Q)}$, may drift from its nominal value across the operating ambient temperature, T_A . For purposes of specification, the Quiescent Voltage Output Drift Through Temperature Range, $\Delta V_{OUT(Q)}$ (mV), is defined as:

$$\Delta V_{\text{OUT}(Q)} = V_{\text{OUT}(Q)(\text{TA})} - V_{\text{OUT}(Q)(25^{\circ}\text{C})}$$
(1)

Sensitivity: Assuming the sensitivity of the device is positive (Positive Polarity: A1359LLETR-T, A1359LLETR-MS-T), the presence of a south-polarity magnetic field perpendicular to the branded surface of the package face increases the output voltage from its quiescent value toward the supply voltage rail.




Figure 4: Definition of Delay to Clamp

The amount of the output voltage increase is proportional to the magnitude of the magnetic field applied. Conversely, the application of a north-polarity field decreases the output voltage from its quiescent value. For the case of the reverse polarity device (A1359LLETR-RP-T, A1359LLETR-RP-MS-T), the presence of a south-polarity magnetic field perpendicular to the branded surface of the package face decreases the output voltage from its quiescent value toward the ground rail. The amount of the output voltage decrease is proportional to the magnitude of the magnetic field applied. Conversely, the application of a north-polarity field increases the output voltage from its quiescent value. This proportionality is specified as the magnetic sensitivity, Sens (mV/G), of the device and is defined as:

Sens =
$$\frac{V_{\text{OUT(BPOS)}} - V_{\text{OUT(BNEG)}}}{\text{BPOS} - \text{BNEG}}$$
 (2)

where BPOS and BNEG are two magnetic fields with opposite polarities.

Sensitivity Temperature Coefficient: Device sensitivity changes as temperature changes, with respect to its programmed Sensitivity Temperature Coefficient, TC_{SENS} . TC_{SENS} is programmed at 150°C, and calculated relative to the nominal sensitivity programming temperature of 25°C. TC_{SENS} (%/°C) is defined as:

$$TC_{SENS} = \left(\frac{Sens_{T2} - Sens_{T1}}{Sens_{T1}} \times 100\%\right) \left(\frac{1}{T2 - TI}\right)$$
(3)

where T1 is the nominal Sens programming temperature of 25°C, and T2 is the TC_{SENS} programming temperature of 150°C. The ideal value of Sens through the full ambient temperature range, $Sens_{IDEAL(TA)}$, is defined as:

$$\operatorname{Sens}_{\text{IDEAL(TA)}} = \operatorname{Sens}_{T1} \times \left[100\% + \operatorname{TC}_{\text{SENS}}(T_{\text{A}} - TI)\right]$$
(4)

Sensitivity Drift Due to Package Hysteresis: Package stress and relaxation can cause the device sensitivity at $T_A = 25^{\circ}C$ to change during and after temperature cycling. This change in sensitivity follows a hysteresis curve. For purposes of specification, the Sensitivity Drift Due to Package Hysteresis, $\Delta Sens_{PKG}$, is defined as:

$$\Delta \text{Sens}_{\text{PKG}} = \frac{\text{Sens}_{(25^{\circ}\text{C})2} - \text{Sens}_{(25^{\circ}\text{C})1}}{\text{Sens}_{(25^{\circ}\text{C})1}} \times 100 \,(\%)$$
(5)



where Sens_{(25°C)1} is the programmed value of sensitivity at $T_A = 25^{\circ}$ C, and Sens_{(25°C)2} is the value of sensitivity at $T_A = 25^{\circ}$ C, after temperature cycling T_A up to 150°C, down to -40°C, and back to up 25°C.

Linearity Sensitivity Error: The A1359 is designed to provide linear output in response to a ramping applied magnetic field. Consider two magnetic fields, B1 and B2. Ideally, the sensitivity of a device is the same for both fields, for a given supply voltage and temperature. Linearity error is present when there is a difference between the sensitivities measured at B1 and B2.

Linearity Sensitivity Error is calculated separately for the positive (Lin_{ERRPOS}) and negative (Lin_{ERRNEG}) applied magnetic fields. Linearity error (%) is measured and defined as:

$$\operatorname{Lin}_{\mathrm{ERRPOS}} = \left(1 - \frac{\operatorname{Sens}_{\mathrm{BPOS2}}}{\operatorname{Sens}_{\mathrm{BPOS1}}}\right) \times 100 \ (\%)$$
$$\operatorname{Lin}_{\mathrm{ERRNEG}} = \left(1 - \frac{\operatorname{Sens}_{\mathrm{BNEG2}}}{\operatorname{Sens}_{\mathrm{BNEG1}}}\right) \times 100 \ (\%) \tag{6}$$

where:

$$\operatorname{Sens}_{Bx} = \frac{|V_{\operatorname{OUT}(Bx)} - V_{\operatorname{OUT}(Q)}|}{B_x}$$
(7)

and BPOSx and BNEGx are positive and negative magnetic fields, with respect to the quiescent voltage output such that $B_{POS2} > B_{POS1}$ and $B_{NEG2} > B_{NEG1}$.

Then:

$$\operatorname{Lin}_{\operatorname{ERR}} = \max(|\operatorname{Lin}_{\operatorname{ERRPOS}}|, |\operatorname{Lin}_{\operatorname{ERRNEG}}|)$$
(8)

Clamping Range: The output voltage clamps, V_{CLPH} and V_{CLPL} , limit the operating magnetic range of the applied field in which the device provides a linear output. The maximum positive and negative applied magnetic fields in the operating range can be calculated:

$$|BPOS(max)| = \frac{V_{CLP(HIGH)} - V_{OUT(Q)}}{Sens}$$
$$|BNEG(max)| = \frac{V_{OUT(Q)} - V_{CLP(LOW)}}{Sens}$$
(9)

Symmetry Sensitivity Error: The magnetic sensitivity of the A1359 device is constant for any two applied magnetic fields of equal magnitude and opposite polarities. Symmetry Sensitivity Error, Sym_{ERR} (%), is measured and defined as:

$$Sym_{ERR} = \left(1 - \frac{Sens_{BPOS}}{Sens_{BNEG}}\right) \times 100 \quad (\%) \tag{10}$$

where Sens_{Bx} is as defined in equation 7, and BPOS and BNEG are positive and negative magnetic fields such that $|B_{POS}| = |B_{NEG}|$.

Ratiometry Error: The A1359 provides a ratiometric output. This means that the quiescent voltage output, $V_{OUT(Q)}$, magnetic sensitivity, Sens, and clamp voltage, V_{CLPH} and V_{CLPL} , are proportional to the supply voltage, V_{CC} . In other words, when the supply voltage increases or decreases by a certain percentage, each characteristic also increases or decreases by the same percentage. Error is the difference between the measured change in the supply voltage relative to 5 V, and the measured change in each characteristic.

The ratiometric error in quiescent voltage output, $Rat_{VOUT(Q)}$ (%), for a given supply voltage, V_{CC} , is defined as:

$$Rat_{ERRVOUT(Q)} = \left(1 - \frac{V_{OUT(Q)(VCC)} / V_{OUT(Q)(5V)}}{V_{CC} / 5 V}\right) \times 100 \,(\%) \quad (11)$$

The ratiometric error in magnetic sensitivity, Rat_{Sens} (%), for a given supply voltage, V_{CC} , is defined as:

$$\operatorname{Rat}_{\operatorname{ERRSens}} = \left(1 - \frac{\operatorname{Sens}_{(\operatorname{VCC})} / \operatorname{Sens}_{(5\operatorname{V})}}{V_{\operatorname{CC}} / 5\operatorname{V}}\right) \times 100 \,(\%) \quad (12)$$

The ratiometric error in the clamp voltages, $Rat_{VOUTCLP}$ (%), for a given supply voltage, V_{CC} , is defined as:

$$\operatorname{Rat}_{\operatorname{VOUTCLP}} = \left(1 - \frac{V_{\operatorname{CLP}(\operatorname{VCC})} / V_{\operatorname{CLP}(5\operatorname{V})}}{V_{\operatorname{CC}} / 5\operatorname{V}}\right) \times 100 \,(\%) \quad (13)$$

where V_{CLP} is either V_{CLPH} or V_{CLPL} .

Note: Equations 11 and 13 apply to the analog channel (V_{OUT}), only. Recall that for the PWM output, the 0 G output is 50% from 4.5 to 5.5 V. However, as sensitivity is ratiometric with V_{CC} for both analog and PWM channels, equation 12 applies to both the analog and the PWM channels.



Duty Cycle Jitter: The duty cycle of the PWM output may vary slightly over time despite the presence of a constant applied magnetic field and a constant Carrier Frequency, f_{PWM} , for the PWM signal. This phenomenon is known as jitter, Jitter_{PWM} (%), and is defined as:

$$Jitter_{PWM} = \pm \frac{D_B(max) - D_B(min)}{2}$$
(14)

where $D_B(max)$ and $D_B(min)$ are the maximum and minimum duty cycles, measured in 1000 PWM clock periods, in a constant applied magnetic field.

Undervoltage Lockout: The A1359 features an undervoltage lockout function that ensures that the device will output a valid signal when V_{CC} is above a certain threshold, V_{UVLOHI} , and remains valid until V_{CC} falls below a lower threshold, $V_{UVLOLOW}$. The undervoltage lockout feature provides a hysteresis of operation to eliminate indeterminate output states.


The output of the A1359 is held low (GND) until V_{CC} exceeds V_{UVLOHI}. When V_{CC} exceeds V_{UVLOHI}, the device powers-up and the output provides a ratiometric output voltage proportional to the input magnetic signal, and V_{CC}. If V_{CC} should drop back down below V_{UVLOLOW} for more than t_{uvlo} after the device is powered-up, the output would be pulled low. (See Figure 5.)

PWM to Analog Output Mismatch: When comparing the PWM output to the analog output for channel mismatch, the following equation is used to convert PWM (% D, duty cycle) to voltage (V):

$$V_{\text{PWMOUT}} = D_{(Q)} + D_{(\text{field})} = V_{\text{OUT}(Q)} \times 20.0 \ \% D / V + V_{\text{OUT}(B)} \times 21.0 \% D / V$$
(15)

where:

 $D_{(Q)}$ is the quiescent PWM signal with no input field (B = 0 G), and $D_{(field)}$ is the PWM signal in response to the input magnetic field. In other words, the product of PWM sensitivity (%D/G) and input magnetic field (G). (See Figure 6.)








Figure 6: Definition of PWM to Analog Output Mismatch, V_{OUTERR}






Figure 7: Typical Application Circuit

Chopper Stabilization Technique

When using Hall-effect technology, a limiting factor for switch point accuracy is the small-signal voltage developed across the Hall element. This voltage is disproportionally small relative to the offset that can be produced at the output of the Hall sensor IC. This makes it difficult to process the signal while maintaining an accurate, reliable output over the specified operating temperature and voltage ranges. Chopper stabilization is a unique approach used to minimize Hall offset on the chip. Allegro employs a technique to remove key sources of the output drift induced by thermal and mechanical stresses. This offset reduction technique is based on a signal modulation-demodulation process. The undesired offset signal is separated from the magnetic fieldinduced signal in the frequency domain, through modulation. The subsequent demodulation acts as a modulation process for the offset, causing the magnetic field-induced signal to recover its original spectrum at base band, while the DC offset becomes a high-frequency signal. The magnetic-sourced signal then can

pass through a low-pass filter, while the modulated DC offset is suppressed. In addition to the removal of the thermal- and stress-related offset, this novel technique also reduces the amount of thermal noise in the Hall sensor while completely removing the modulated residue resulting from the chopper operation. The chopper stabilization technique uses a high-frequency sampling clock. For demodulation process, a sample-and-hold technique is used. This high-frequency operation allows a greater sampling rate, which results in higher accuracy and faster signal-processing capability. This approach desensitizes the chip to the effects of thermal and mechanical stresses, and produces devices that have extremely stable quiescent Hall output voltages and precise recoverability after temperature cycling. This technique is made possible through the use of a BiCMOS process, which allows the use of low-offset, low-noise amplifiers in combination with highdensity logic integration and sample-and-hold circuits.





Figure 8: Concept of Chopper Stabilization Technique



Package LE, 8-Pin TSSOP



Dimensions exclusive of mold flash, gate burrs, and dambar protrusions Exact case and lead configuration at supplier discretion within limits shown

- A Terminal #1 mark area
- Reference land pattern layout (reference IPC7351 SOP65P640X110-8M); All pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances; when mounting on a multilayer PCB, thermal vias can improve thermal dissipation (reference EIA/JEDEC Standard JESD51-5) Branding scale and appearance at supplier discretion
- A Hall element, not to scale
- Active Area Depth 0.36 mm REF

- Top line is device designator
- \mathcal{A} = Supplier emblem Y = Last two digits of year of manufacture
- W = Week of manufacture



Revision History

Revision	Revision Date	Description of Revision
1	June 18, 2013	Update I _{CC} and package drawing.
2	February 26, 2016	Added A1359LLETR-MS-T and A1359LLETR-RP-MS-T part options.
3	February 19, 2019	Minor editorial updates
4	March 13, 2020	Minor editorial updates

Copyright 2020, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

<u>Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of</u> <u>Allegro's product can reasonably be expected to cause bodily harm.</u>

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:

www.allegromicro.com

