

AMC1202 Precision, ±50-mV Input, Basic Isolated Amplifier

1 Features

- ±50-mV input voltage range optimized for current measurements using shunt resistors
- Fixed gain: 41 Low DC errors:
 - Offset error: ±50 μV (max) Offset drift: ±0.8 µV/°C (max)
 - Gain error: ±0.2% (max) Gain drift: ±35 ppm/°C (max) Nonlinearity: 0.03% (max)
- 3.3-V or 5-V operation on high-side and low-side
- Fail-safe output
- High CMTI: 100 kV/µs (min)
- Low EMI, meets CISPR-11 and CISPR-25 standards
- Safety-related certifications:
 - 4250-V_{PK} basic isolation per DIN VDE V 0884-11: 2017-01
 - 3000-V_{RMS} isolation for 1 minute per UL1577

2 Applications

- · Shunt-resistor-based current sensing in:
 - HEV/EV charging piles
 - HEV/EV on-board chargers (OBC)
 - HEV/EV DC/DC converters
 - HEV/EV traction inverters

3 Description

The AMC1202 is a precision, isolated amplifier with an output separated from the input circuitry by an isolation barrier that is highly resistant to magnetic interference. This barrier is certified to provide basic galvanic isolation of up to 3 kV_{RMS} according to VDE V 0884-11 and UL1577, and supports a working voltage of up to 1 kV_{RMS}.

The isolation barrier separates parts of the system that operate on different common-mode voltage levels and protects the low-voltage side from hazardous voltages and damage.


The input of the AMC1202 is optimized for direct connection to a low-impedance shunt resistor or other low-impedance voltage source with low signal levels. The excellent DC accuracy and low temperature drift supports accurate current control in PFC stages, DC/DC converters, traction inverters, and OBCs over the full automotive temperature range from -40°C to +125°C.

The integrated missing shunt and missing high-side supply detection features simplify system-level design and diagnostics.

Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
AMC1202	SOIC (8)	5.85 mm × 7.50 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Typical Application



Table of Contents

1 Features	1	7 Detailed Description	17
2 Applications	1	7.1 Overview	
3 Description	1	7.2 Functional Block Diagram	17
4 Revision History		7.3 Feature Description	
5 Pin Configuration and Functions		7.4 Device Functional Modes	
6 Specifications	4	8 Application and Implementation	20
6.1 Absolute Maximum Ratings		8.1 Application Information	<mark>2</mark> 0
6.2 ESD Ratings	4	8.2 Typical Application	
6.3 Recommended Operating Conditions		9 Power Supply Recommendations	
6.4 Thermal Information	5	10 Layout	
6.5 Power Ratings	5	10.1 Layout Guidelines	
6.6 Insulation Specifications		10.2 Layout Example	
6.7 Safety-Related Certifications		11 Device and Documentation Support	
6.8 Safety Limiting Values		11.1 Documentation Support	
6.9 Electrical Characteristics		11.2 Trademarks	
6.10 Switching Characteristics	9	11.3 Electrostatic Discharge Caution	25
6.11 Timing Diagram	9	11.4 Glossary	
6.12 Insulation Characteristics Curves		12 Mechanical, Packaging, and Orderable	
6.13 Typical Characteristics	11	Information	25

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
May 2021	*	Initial Release

5 Pin Configuration and Functions




Figure 5-1. DWV Package, 8-Pin SOIC, Top View

Table 5-1. Pin Functions

	PIN	TYPE	DESCRIPTION
NO.	NAME	ITPE	DESCRIPTION
1	VDD1	High-side power	High-side power supply. ⁽¹⁾
2	INP	Analog input	Noninverting analog input. Either INP or INN must have a DC current path to GND1 to define the common-mode input voltage. (2)
3	INN	Analog input	Inverting analog input. Either INP or INN must have a DC current path to GND1 to define the common-mode input voltage. (2)
4	GND1	High-side ground	High-side analog ground.
5	GND2	Low-side ground	Low-side analog ground.
6	OUTN	Analog output	Inverting analog output.
7	OUTP	Analog output	Noninverting analog output.
8	VDD2	Low-side power	Low-side power supply. ⁽¹⁾

See the *Power Supply Recommendations* section for power-supply decoupling recommendations. See the *Layout* section for details.

⁽²⁾



6 Specifications

6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Power-supply voltage	High-side VDD1 to GND1	-0.3	6.5	V
Fower-supply voltage	Low-side VDD2 to GND2	-0.3	6.5	V
Analog input voltage	INP, INN	GND1 – 6	VDD1 + 0.5	V
Output voltage	OUTP, OUTN	GND2 – 0.5	VDD2 + 0.5	V
Input current	Continuous, any pin except power-supply pins	-10	10	mA
Temperature	Junction, T _J		150	°C
Temperature	Storage, T _{stg}	-65	150	C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
V _(ESD)	Liectrostatic discriarge	Charged device model (CDM), per JESD22-C101 (2)	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
POWER	SUPPLY					
	High-side power supply	VDD1 to GND1	3	5	5.5	V
	Low-side power supply	VDD2 to GND2	3	3.3	5.5	V
ANALOG	INPUT					
V _{Clipping}	Differential input voltage before clipping output	$V_{IN} = V_{INP} - V_{INN}$		±64		mV
V _{FSR}	Specified linear differential full-scale voltage	$V_{IN} = V_{INP} - V_{INN}$	-50		50	mV
V _{CM}	Operating common-mode input voltage	(V _{INP} + V _{INN}) / 2 to GND1	-0.032	VD	D1 – 2.2	V
TEMPER	ATURE RANGE		'			
T _A	Specified ambient temperature		-55		125	°C

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



6.4 Thermal Information

		AMC1202	
	THERMAL METRIC(1)	DWV (SOIC)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	85.4	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	26.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	43.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	4.8	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	41.2	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Power Ratings

PARAMETER		TEST CONDITIONS	VALUE	UNIT
P _D	Maximum power dissipation (both sides)	VDD1 = VDD2 = 5.5 V	99	mW
В	Maximum power dissipation (high-side)	VDD1 = 3.6 V	31	mW
P _{D1}		VDD1 = 5.5 V	54	
В	Maximum power dissipation (low-side)	VDD2 = 3.6 V	26	mW
P _{D2}		VDD2 = 5.5 V	45	11100



6.6 Insulation Specifications

over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
GENER	AL			
CLR	External clearance ⁽¹⁾	Shortest pin-to-pin distance through air	≥ 8.5	mm
CPG	External creepage ⁽¹⁾	Shortest pin-to-pin distance across the package surface	≥ 8.5	mm
DTI	Distance through insulation	Minimum internal gap (internal clearance) of the double insulation	≥ 0.021	mm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category	Rated mains voltage ≤ 600 V _{RMS}	I-IV	
	per IEC 60664-1	Rated mains voltage ≤ 1000 V _{RMS}	1-111	
DIN VDE	V 0884-11 (VDE V 0884-11): 2017-0	1(2)		
V_{IORM}	Maximum repetitive peak isolation voltage	AC voltage	1414	V_{PK}
.,	Maximum-rated isolation	AC voltage (sine wave)	1000	V _{RMS}
V_{IOWM}	working voltage	DC voltage	1414	V_{DC}
, Ma	Maximum transient	V _{TEST} = V _{IOTM} , t = 60 s (qualification test)	4250	
V_{IOTM}	isolation voltage	V _{TEST} = 1.2 × V _{IOTM} , t = 1 s (100% production test)	5100	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽³⁾	Test method per IEC 60065, 1.2/50-µs waveform, V _{TEST} = 1.6 × V _{IOSM} = 7800 V _{PK} (qualification)	6000	V_{PK}
	Apparent charge ⁽⁴⁾	Method b1, at preconditioning (type test), $V_{ini} = V_{IOTM}, t_{ini} = 1 \text{ s}, V_{pd(m)} = 1.5 \times V_{IORM}, t_m = 1 \text{ s}$	≤ 5	pC
~		Method a, after input/output safety test subgroups 2 and 3, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s, $V_{pd(m)} = 1.2 \times V_{IORM}$, $t_m = 10$ s	≤ 5	
q _{pd}		Method a, after environmental tests subgroup 1, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s, $V_{pd(m)} = 1.2 \times V_{IORM}$, $t_m = 10$ s	≤ 5	
		Method b3, at routine test (100% production), $V_{ini} = V_{IOTM} = V_{pd(m)}$; $t_{ini} = t_m = 1$ s	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁽⁵⁾	V _{IO} = 0.5 V _{PP} at 1 MHz	~1	pF
		V _{IO} = 500 V at T _A = 25°C	> 10 ¹²	
R _{IO}	Insulation resistance, input to output ⁽⁵⁾	V _{IO} = 500 V at 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	Ω
	input to output	V _{IO} = 500 V at T _S = 150°C	> 109	
	Pollution degree		2	
	Climatic category		55/125/21	
UL1577			•	
V _{ISO}	Withstand isolation voltage	$\begin{split} &V_{TEST} = V_{ISO} = 3000 \ V_{RMS} \ \text{or} \ 4250 \ V_{DC}, \ t = 60 \ \text{s} \ \text{(qualification)}, \\ &V_{TEST} = 1.2 \times V_{ISO} = 3600 \ V_{RMS}, \ t = 1 \ \text{s} \ \text{(}100\% \ \text{production test)} \end{split}$	3000	V _{RMS}

- (1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.
- (2) This coupler is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier are tied together, creating a two-pin device.



6.7 Safety-Related Certifications

VDE	UL
Certified according to DIN VDE V 0884-11 (VDE V 0884-11): 2017-01, DIN EN 60950-1 (VDE 0805 Teil 1): 2014-08, and DIN EN 60065 (VDE 0860): 2005-11	Recognized under 1577 component recognition and CSA component acceptance NO 5 programs
Basic insulation	Single protection
Certificate number: Pending	Certificate number: Pending

6.8 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to over-heat the die and damage the isolation barrier potentially leading to secondary system failures.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _S	Safety input, output, or supply current	$R_{\theta JA} = 85.4^{\circ}C/W, VDDx = 5.5 V,$ $T_J = 150^{\circ}C, T_A = 25^{\circ}C$			266	mA
Is	Safety input, output, or supply current	R _{θJA} = 85.4°C/W, VDDx = 3.6 V, T _J = 150°C, T _A = 25°C			407	mA
Ps	Safety input, output, or total power	R _{0JA} = 85.4°C/W, T _J = 150°C, T _A = 25°C			1464	mW
Ts	Maximum safety temperature				150	°C

(1) The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I_S and P_S. These limits vary with the ambient temperature, T_A.

The junction-to-air thermal resistance, $R_{\theta JA}$, in the Thermal Information table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum junction temperature.

 $P_S = I_S \times VDD_{max}$, where VDD_{max} is the maximum supply voltage for high-side and low-side.



6.9 Electrical Characteristics

minimum and maximum specifications apply from $T_A = -55^{\circ}\text{C}$ to +125°C, VDD1 = 3.0 V to 5.5 V, VDD2 = 3.0 V to 5.5 V, INP = -50 mV to +50 mV, and INN = GND1; typical specifications are at $T_A = 25^{\circ}\text{C}$, VDD1 = 5 V, and VDD2 = 3.3 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ANALOG		1201 CONDITIONS		• • •	III UX	0	
	Common-mode overvoltage						
V_{CMov}	detection level	(V _{INP} + V _{INN}) / 2 to GND1	VDD1 – 2			V	
	Hysteresis of common-mode			60		mV	
	overvoltage detection level						
Vos	Input offset voltage ⁽¹⁾ (2)	$T_A = 25$ °C, $V_{INP} = V_{INN} = GND1$	– 50	±2.5	50	μV	
TCV _{OS}	Input offset drift ⁽¹⁾ (2) (3)		-0.8	±0.15	8.0	μV/°C	
CMRR	Common-mode rejection ratio	$f_{IN} = 0 \text{ Hz}, V_{CM \text{ min}} \le V_{CM} \le V_{VCM \text{ max}}$		-100		dB	
	,	$f_{IN} = 10 \text{ kHz}, V_{CM \text{ min}} \le V_{CM} \le V_{CM \text{ max}}$		<u>–98</u>			
C _{IN}	Single-ended input capacitance	INN = GND1, f _{IN} = 300 kHz		4	pF		
C _{IND}	Differential input capacitance	f _{IN} = 300 kHz		2	2		
R _{IN}	Single-ended input resistance	INN = GND1		4.75		kΩ	
R _{IND}	Differential input resistance			4.9			
I _{IB}	Input bias current	$INP = INN = GND1$; $I_{IB} = (I_{IBP} + I_{IBN}) / 2$	-48.5	-36	-28.5	uA	
TCI _{IB}	Input bias current drift			±1.5		nA/°C	
I _{IO}	Input offset current	$I_{IO} = I_{IBP} - I_{IBN}$		±10		nA	
ANALOG	OUTPUT						
	Nominal gain			41			
E _G	Gain error ⁽¹⁾	T _A = 25°C	-0.2%	±0.04%	0.2%		
TCE _G	Gain error drift ⁽¹⁾ (4)		-35	±3	35	ppm/°C	
	Nonlinearity ⁽¹⁾		-0.03%	±0.01%	0.03%		
	Nonlinearity drift			1		ppm/°C	
THD	Total harmonic distortion	f _{IN} = 10 kHz		-85		dB	
	Output noise	INP = INN = GND1, f _{IN} = 0 Hz, BW = 100 kHz brickwall filter		260		μV _{RMS}	
OND	Oi mark to make a matic	f _{IN} = 1 kHz, BW = 10 kHz	80	84		-10	
SNR	Signal-to-noise ratio	f _{IN} = 10 kHz, BW = 100 kHz		70		dB	
		PSRR vs VDD1, at DC		-113			
PSRR		PSRR vs VDD1, 100-mV and 10-kHz ripple		-108		٩D	
PORK	Power-supply rejection ratio ⁽²⁾	PSRR vs VDD2, at DC		-116		dB	
		PSRR vs VDD2, 100-mV and 10-kHz ripple		-87			
V _{CMout}	Common-mode output voltage		1.39	1.44	1.49	V	
V _{CLIPout}	Clipping differential output voltage	$V_{OUT} = (V_{OUTP} - V_{OUTN});$ $ V_{IN} = V_{INP} - V_{INN} > V_{Clipping} $	-2.52	±2.49	2.52	V	
V _{Failsafe}	Failsafe differential output voltage	V _{CM} ≥ V _{CMov} , or VDD1 missing	-2.63	-2.57	-2.53	V	
BW	Output bandwidth		220	280		kHz	
R _{OUT}	Output resistance	On OUTP or OUTN		< 0.2		Ω	
	Output short-circuit current	On OUTP or OUTN, sourcing or sinking, INN = INP = GND1, outputs shorted to either GND2 or VDD2		±14		mA	
CMTI	Common-mode transient immunity	GND1 – GND2 = 1 kV	100	150		kV/µs	



6.9 Electrical Characteristics (continued)

minimum and maximum specifications apply from $T_A = -55^{\circ}C$ to $+125^{\circ}C$, VDD1 = 3.0 V to 5.5 V, VDD2 = 3.0 V to 5.5 V, INP = -50 mV to +50 mV, and INN = GND1; typical specifications are at $T_A = 25^{\circ}C$, VDD1 = 5 V, and VDD2 = 3.3 V (unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNIT	
POWER S	UPPLY					
VDD1 _{POR}	VDD1 power-on-reset threshold voltage	VDD1 falling	2.4	2.6	2.8	V
IDD1	High side outply ourrent	3.0 V ≤ VDD1 ≤ 3.6 V		6.2	8.5	
וטטו	High-side supply current	4.5 V ≤ VDD1 ≤ 5.5 V		7.2	9.8	mA
IDD3	Low side supply surrent	3.0 V ≤ VDD2 ≤ 3.6 V		5.3	7.2	ША
IDD2	Low-side supply current	4.5 V ≤ VDD2 ≤ 5.5 V		5.9	8.1	

- (1) The typical value includes one standard deviation ("sigma") at nominal operating conditions.
- (2) This parameter is input referred.
- (3) Offset error temperature drift is calculated using the box method, as described by the following equation: TCV_{OS} = (Value_{MAX} - Value_{MIN}) / TempRange
- (4) Gain error temperature drift is calculated using the box method, as described by the following equation: $TCE_G(ppm) = (Value_{MAX} Value_{MIN}) / (Value_{(T=25\%)} \times TempRange) \times 10^6$

6.10 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _r	Output signal rise time			1.5		μs
t _f	Output signal fall time			1.5		μs
	V _{INx} to V _{OUTx} signal delay (50% – 10%)	unfiltered output		1	1.5	μs
	V _{INx} to V _{OUTx} signal delay (50% – 50%)	unfiltered output		1.6	2.1	μs
	V _{INx} to V _{OUTx} signal delay (50% – 90%)	unfiltered output		2.5	3	μs
t _{AS}	Analog settling time	VDD1 step to 3.0 V with VDD2 ≥ 3.0 V, to OUTP and OUTN valid, 0.1% settling		500		μs

6.11 Timing Diagram





Figure 6-1. Rise, Fall, and Delay Time Waveforms



6.12 Insulation Characteristics Curves







Figure 6-2. Thermal Derating Curve for Safety-Limiting Current per VDE


Figure 6-3. Thermal Derating Curve for Safety-Limiting Power per VDE



T_A up to 150°C, stress-voltage frequency = 60 Hz, isolation working voltage = 1000 V_{RMS}, operating lifetime = 676 years

Figure 6-4. Basic Isolation Capacitor Lifetime Projection

6.13 Typical Characteristics







Figure 6-6. Common-Mode Overvoltage Detection Level vs
Temperature







Figure 6-7. Input Offset Voltage vs Supply Voltage

Figure 6-8. Input Offset Voltage vs Temperature







Figure 6-9. Common-Mode Rejection Ratio vs Input Frequency

Figure 6-10. Common-Mode Rejection Ratio vs Temperature









Figure 6-11. Input Bias Current vs Common-Mode Input Voltage

Figure 6-12. Input Bias Current vs High-Side Supply Voltage







Figure 6-13. Input Bias Current vs Temperature

Figure 6-14. Gain Error vs Supply Voltage








Figure 6-16. Normalized Gain vs Input Frequency














at $T_A = 25$ °C, VDD1 = 5 V, VDD2 = 3.3 V, INP = -50 mV to 50 mV, INN = GND1, and $f_{IN} = 10$ kHz (unless otherwise noted)










Voltage

Figure 6-36. Output Rise and Fall Time vs Temperature






Figure 6-37. $\rm V_{IN}$ to $\rm V_{OUT}$ Signal Delay vs Low-Side Supply Voltage

Figure 6-38. V_{IN} to V_{OUT} Signal Delay vs Temperature


7 Detailed Description

7.1 Overview

The AMC1202 is a fully differential, precision, isolated amplifier. The input stage of the device consists of a fully differential amplifier that drives a second-order, delta-sigma ($\Delta\Sigma$) modulator. The modulator converts the analog input signal into a digital bitstream that is transferred across the isolation barrier that separates the high-side from the low-side. On the low-side, the received bitstream is processed by a fourth-order analog filter that outputs a differential signal at the OUTP and OUTN pins that is proportional to the input signal.

The SiO₂-based, capacitive isolation barrier supports a high level of magnetic field immunity, as described in the *ISO72x Digital Isolator Magnetic-Field Immunity* application report. The digital modulation used in the AMC1202 to transmit data across the isolation barrier, and the isolation barrier characteristics itself, result in high reliability and common-mode transient immunity.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Analog Input

The differential amplifier input stage of the AMC1202 feeds a second-order, switched-capacitor, feed-forward $\Delta\Sigma$ modulator. The gain of the differential amplifier is set by internal precision resistors with a differential input impedance of R_{IND}. The modulator converts the analog input signal into a bitstream that is transferred across the isolation barrier, as described in the *Isolation Channel Signal Transmission* section.

There are two restrictions on the analog input signals INP and INN. First, if the input voltages V_{INP} or V_{INN} exceed the range specified in the *Absolute Maximum Ratings* table, the input currents must be limited to the absolute maximum value, because the electrostatic discharge (ESD) protection turns on. In addition, the linearity and parametric performance of the device are ensured only when the analog input voltage remains within the linear full-scale range (V_{FSR}) and within the common-mode input voltage range (V_{CM}) as specified in the *Recommended Operating Conditions* table.



7.3.2 Isolation Channel Signal Transmission

The AMC1202 uses an on-off keying (OOK) modulation scheme, as shown in Figure 7-1, to transmit the modulator output bitstream across the SiO₂-based isolation barrier. The transmit driver (TX) shown in the *Functional Block Diagram* transmits an internally-generated, high-frequency carrier across the isolation barrier to represent a digital *one* and does not send a signal to represent a digital *zero*. The nominal frequency of the carrier used inside the AMC1202 is 480 MHz.

The receiver (RX) on the other side of the isolation barrier recovers and demodulates the signal and provides the input to the 4th-order analog filter. The AMC1202 transmission channel is optimized to achieve the highest level of common-mode transient immunity (CMTI) and lowest level of radiated emissions caused by the high-frequency carrier and RX/TX buffer switching.




Figure 7-1. OOK-Based Modulation Scheme

7.3.3 Analog Output

The AMC1202 offers a differential analog output comprised of the OUTP and OUTN pins. For differential input voltages ($V_{INP} - V_{INN}$) in the range from -50 mV to 50 mV, the device provides a linear response with a nominal gain of 41. For example, for a differential input voltage of 50 mV, the differential output voltage ($V_{OUTP} - V_{OUTN}$) is 2.05 V. At zero input (INP shorted to INN), both pins output the same common-mode output voltage V_{CMout} , as specified in the *Electrical Characteristics* table. For absolute differential input voltages greater than 50 mV but less than 64 mV, the differential output voltage continues to increase in magnitude but with reduced linearity performance. The outputs saturate at a differential output voltage of $V_{CLIPout}$, as shown in Figure 7-2, if the differential input voltage exceeds the $V_{Clipping}$ value.




Figure 7-2. Output Behavior of the AMC1202

The AMC1202 offers a fail-safe feature that simplifies diagnostics on system level. Figure 7-2 shows the fail-safe mode, in which the AMC1202 outputs a negative differential output voltage that does not occur under normal operating conditions. The fail-safe output is active in two cases:

- When the high-side supply is missing or below the VDD1_{UV} threshold
- When the common-mode input voltage, that is V_{CM} = (V_{INP} + V_{INN}) / 2, exceeds the common-mode overvoltage detection level V_{CMov}

Use the maximum V_{FAILSAFE} voltage specified in the *Electrical Characteristics* table as a reference value for fail-safe detection on system level.

7.4 Device Functional Modes

The AMC1202 is operational when the power supplies VDD1 and VDD2 are applied, as specified in the *Recommended Operating Conditions* table.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The low analog input voltage range, excellent accuracy, and low temperature drift make the a high-performance solution for industrial applications where shunt-based current sensing in the presence of high common-mode voltage levels is required.

8.2 Typical Application

The AMC1202 is ideally suited for shunt-based current sensing applications where accurate current monitoring is required in the presence of high common-mode voltages.

Figure 8-1 shows the AMC1202 in a typical application. The load current flowing through an external shunt resistor RSHUNT produces a voltage drop that is sensed by the AMC1202. The AMC1202 digitizes the analog input signal on the high-side, transfers the data across the isolation barrier to the low-side, reconstructs the analog signal, and presents that signal as a differential voltage on the output pins.

The differential input, differential output, and the high common-mode transient immunity (CMTI) of the AMC1202 ensure reliable and accurate operation even in high-noise environments.




Figure 8-1. Using the AMC1202 for Current Sensing in a Typical Application

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

8.2.1 Design Requirements

Table 8-1 lists the parameters for this typical application.

Table 8-1. Design Requirements

PARAMETER	VALUE			
High-side supply voltage	3.3 V or 5 V			
Low-side supply voltage	3.3 V or 5 V			
Voltage drop across RSHUNT for a linear response	±50 mV (maximum)			
Signal delay (50% V _{IN} to 90% OUTP, OUTN)	3 μs (maximum)			

8.2.2 Detailed Design Procedure

In Figure 8-1, the high-side power supply (VDD1) for the AMC1202 is derived from the floating power supply of the upper gate driver.

The floating ground reference (GND1) is derived from the end of the shunt resistor that is connected to the negative input of the AMC1202 (INN). If a four-pin shunt is used, the inputs of the AMC1202 are connected to the inner leads and GND1 is connected to the outer lead on the INN-side of the shunt. To minimize offset and improve accuracy, route the ground connection as a separate trace that connects directly to the shunt resistor rather than shorting GND1 to INN directly at the input to the device. See the *Layout* section for more details.

8.2.2.1 Shunt Resistor Sizing

Use Ohm's Law to calculate the voltage drop across the shunt resistor (V_{SHUNT}) for the desired measured current: $V_{SHUNT} = I \times RSHUNT$.

Consider the following two restrictions when selecting the value of the shunt resistor, RSHUNT:

- The voltage drop caused by the nominal current range must not exceed the recommended differential input voltage range for a linear response: |V_{SHUNT}| ≤ |V_{FSR}|
- The voltage drop caused by the maximum allowed overcurrent must not exceed the input voltage that causes
 a clipping output: |V_{SHUNT}| ≤ |V_{Clipping}|

8.2.2.2 Input Filter Design

TI recommends placing an RC-filter in front of the isolated amplifier to improve signal-to-noise performance of the signal path. Design the input filter such that:

- The cutoff frequency of the filter is at least one order of magnitude lower than the sampling frequency (20 MHz) of the $\Delta\Sigma$ modulator
- · The input bias current does not generate significant voltage drop across the DC impedance of the input filter
- · The impedances measured from the analog inputs are equal

For most applications, the structure shown in Figure 8-2 achieves excellent performance.




Figure 8-2. Differential Input Filter



8.2.2.3 Differential to Single-Ended Output Conversion

Figure 8-3 shows an example of a TLV6001-based signal conversion and filter circuit for systems using single-ended-input ADCs to convert the analog output voltage into digital. With R1 = R2 = R3 = R4, the output voltage equals $(V_{OUTP} - V_{OUTN}) + V_{REF}$. Tailor the bandwidth of this filter stage to the bandwidth requirement of the system. For most applications, R1 = R2 = R3 = R4 = 3.3 k Ω and C1 = C2 = 330 pF yields good performance.




Figure 8-3. Connecting the AMC1202 Output to a Single-Ended Input ADC

For more information on the general procedure to design the filtering and driving stages of SAR ADCs, see the 18-Bit, 1MSPS Data Acquisition Block (DAQ) Optimized for Lowest Distortion and Noise and 18-Bit Data Acquisition Block (DAQ) Optimized for Lowest Power reference guides, available for download at www.ti.com.

8.2.3 Application Curve

One important aspect of power-stage design is the effective detection of an overcurrent condition to protect the switching devices and passive components from damage. To power off the system quickly in the event of an overcurrent condition, a low delay caused by the isolated amplifier is required. Step Response of the AMC1202 shows the typical full-scale step response of the AMC1202.




Figure 8-4. Step Response of the AMC1202

8.2.4 What to Do and What Not to Do

Do not leave the inputs of the AMC1202 unconnected (floating) when the device is powered up. If the device inputs are left floating, the input bias current may drive the inputs to a positive value that exceeds the operating common-mode input voltage and the device outputs the fail-safe voltage as described in the *Analog Output* section.

Connect the high-side ground (GND1) to INN, either by a hard short or through a resistive path. A DC current path between INN and GND1 is required to define the input common-mode voltage. Do not exceed the input common-mode range as specified in the *Recommended Operating Conditions* table. For best accuracy, route the ground connection as a separate trace that connects directly to the shunt resistor rather than shorting GND1 to INN directly at the input to the device. See the *Layout* section for more details.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



9 Power Supply Recommendations

The AMC1202 does not require any specific power up sequencing. The high-side power-supply (VDD1) is decoupled with a low-ESR 100-nF capacitor (C1) parallel to a low-ESR 1-μF capacitor (C2). The low-side power supply (VDD2) is equally decoupled with a low-ESR 100-nF capacitor (C3) parallel to a low-ESR 1-μF capacitor (C4). Place all four capacitors (C1, C2, C3, and C4) as close to the device as possible.

The ground reference for the high-side (GND1) is derived from the end of the shunt resistor, which is connected to the negative input (INN) of the device. For best DC accuracy, use a separate trace (as shown in Figure 9-1) to make this connection instead of shorting GND1 to INN directly at the device input. If a four-terminal shunt is used, the device inputs are connected to the inner leads and GND1 is connected to the outer lead on the INN-side of the shunt.




Figure 9-1. Decoupling of the AMC1202

Capacitors must provide adequate effective capacitance under the applicable DC bias conditions they experience in the application. Multilayer ceramic capacitors (MLCCs) typically exhibit only a fraction of their nominal capacitance under real-world conditions and this factor must be taken into consideration when selecting these capacitors. This problem is especially acute in low-profile capacitors, in which the dielectric field strength is higher than in taller components. Reputable capacitor manufacturers provide capacitance versus DC bias curves that greatly simplify component selection.



10 Layout

10.1 Layout Guidelines

Figure 10-1 shows a layout recommendation with the critical placement of the decoupling capacitors (as close as possible to the AMC1202 supply pins) and placement of the other components required by the device. For best performance, place the shunt resistor close to the INP and INN inputs of the AMC1202 and keep the layout of both connections symmetrical.

10.2 Layout Example




Figure 10-1. Recommended Layout of the AMC1202



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Isolation Glossary application report
- Texas Instruments, Semiconductor and IC Package Thermal Metrics application report
- Texas Instruments, ISO72x Digital Isolator Magnetic-Field Immunity application report
- Texas Instruments, TLV600x Low-Power, Rail-to-Rail In/Out, 1-MHz Operational Amplifier for Cost-Sensitive Systems data sheet
- Texas Instruments, 18-Bit, 1-MSPS Data Acquisition Block (DAQ) Optimized for Lowest Distortion and Noise reference guide
- Texas Instruments, 18-Bit, 1-MSPS Data Acquisition Block (DAQ) Optimized for Lowest Power reference quide
- Texas Instruments, Isolated Amplifier Voltage Sensing Excel Calculator design tool

11.2 Trademarks

All trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.4 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 16-Mar-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
AMC1202DWVR	ACTIVE	SOIC	DWV	8	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC1202	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Mar-2023

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC1202DWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Mar-2023



*All dimensions are nominal

Ì	Device	Package Type	Package Drawing Pins		SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	AMC1202DWVR	SOIC	DWV	8	1000	350.0	350.0	43.0	



SOIC



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOIC




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated